I. INTRODUCTION PEED or bandwidth demands are generally in conflict
S with demands on low-frequency accuracy or gain in an operational amplifier (op amp). Op amps consisting of three gain stages to obtain an acceptable dc gain cannot be frequency compensated by conventional means. A widespread compensation method like simple pole splitting is only capable of handling the two dominant poles that occur in two-stage amplifiers.
For this reason, high-frequency bypass techniques are extensively used in high-frequency high-gain amplifiers [l]. In these amplifiers one gain stage is bypassed by a capacitor, short circuiting the stage for high frequencies. This compensation method greatly worsens the settling time of the operational amplifier because of the strong and inevitable pole-zero doublet the feedforward capacitor introduces [2] .
A more effective way to compensate an amplifier containing three gain stages or more is by nested Miller compensation (NMC) [3] . This compensation technique nests Miller feedback loops, as shown in Fig. 1 Unfortunately, NMC causes a bandwidth reduction compared to simple pole splitting. The bandwidth halves, for example, when stepping from a two-stage simple Miller compensated amplifier to a three-stage amplifier with nested Miller compensation.
The multipath nested Miller compensation (MNMC) structure proposed in this paper overcomes the bandwidth reduction typical of conventional NMC by introducing an independent path for high frequencies. The MNMC structure consists of NMC with a multipath input stage connected in parallel with the regular input stage of the op amp. The multipath stage directly drives the output transistor, bypassing the intermediate stage for high frequencies.
In the ideal case no pole-zero doublets occur, because the multipath input stage can be independently configured from the remainder of the amplifier. In practice, the matching depends on the ratio of transconductances and the ratio of capacitors, both being among the best controlled parameters in a standard IC process.
To take full benefit of the MNMC, the operational amplifier presented is based on an all-n-p-n topology, allowing an extremely high unity-gain bandwidth. Combined with an effective class-AB control, the result represents the state of the art in high-bandwidth precision operational amplifiers.
For comparison, two operational amplifiers have been realized. The first is compensated using NMC and displays a unity-gain bandwidth of 60 MHz with a 100-pF load. The second op amp has an additional multipath input stage, which raises the bandwidth to 100 MHz under the same conditions.
The organization of the paper is as follows. The next section addresses the principle of operation of the nested and the multipath nested Miller compensation structures.
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PRINCIPLE OF OPERATION
A. Nested Miller Compensation Fig. 2 shows the simplified schematic of a three-stage amplifier with NMC. Fig. 3 is the corresponding Bode plot. It shows the frequency characteristic of the output stage, resulting from Cml and Cm2.
The output stage has two dominant poles pI and p2, represented in Fig. 2 by the corresponding resistors and capacitors. Inserting C,, splits the poles, such that p1 shifts to a higher frequency pi and p2 to a lower frequency p;. This is the effect of normal pole splitting, resulting in a well-behaved combination of the intermediate and output stage.
Miller capacitor Cm2, which closes the second loop, acts on the newly placed pole pi and the additional pole p3, the latter being introduced by the input stage. Splitting these two poles results in a straight 20-dB/decade rolloff from the dominating pole frequency pi up to the unitygain frequency wo. The Miller capacitors also help reduce distortion by applying all internal gain across the output stage.
The process of pole splitting is further clarified by The design criteria for the NMC follow from requiring a Butterworth frequency response from the amplifier with unity-gain feedback:
where gm2 is the transconductance of the intermediate stage and gm3 is the transconductance of the first stage. Expression (2) gives a hint about the dimensioning of a NMC amplifier. The unity-gain frequency of the inner loop, set by the transconductance of the intermediate stage gm2 and the inner Miller capacitor Cml, has to equal half the limiting pole frequency pi .
As (3) reveals, the unity-gain bandwidth of the NMC op amp wo is one-fourth of the limiting pole frequency pi. This is half the value that could be obtained in a twostage amplifier with simple Miller compensation.
The bandwidth reduction is due to the downward shift of pole pi when the outer Miller loop with capacitor C,,,, With this ratio, the bandwidth reduction is only about 10% and still three stages contribute to the low-frequency gain. Putting the multipath zero on top of pole p j requires
The condition in (7) is satisfied by (6). As (7) reveals, the matching of the pole and the zero only depends on the matching of transconductances and capacitors.
The position of the doublet is
Or, with (6) since for a phase margin of 60" the unity-gain frequency wo of the op amp should be half p i (=pi' ).
The root locus in Fig. 7 shows the movement of the poles in the MNMC structure. In contrast to NMC, closing the outer Miller loop only moves the poles a fraction, because of the low value g m 2 / C m I .
Pole p j is eliminated by the multipath zero. To assure a high bandwidth, only n-p-n transistors are present in the signal path. As a consequence, in the push-pull output stage an emitter follower has to be used for the push and an inverting amplifier for the pull transistor. The emitter following Qdo0 has a capacitor Cpl connected from its base to ground and the inverting amplifier Qsoo a Miller capacitor from base to collector. Capacitors Cml and Cpl have equal values. Surprisingly, when driven by a current signal both transistor configurations behave symmetrically [4] . Not only do they have the same transimpedance z, , but also their output impedances zout are equal.
Because of the differential second stage in Fig. 8 , the circuit has a capacitor Cp2 added to it to balance out Miller capacitor C,, .
The level-shift circuit, depicted as a voltage source in Fig. 8 , has the characteristics of an all-pass current network [4] . In Fig. 9 the circuit is shown. For input currents there are two separate routes from input to output. For low frequencies the signal goes through the resistor and the p-n-p transistor. For high frequencies the path is through the capacitor and the n-p-n current follower. The crossover frequency fnp is set by the RC product. As long as& is lower than thef, of the p-n-p transistor, no polezero doublets occur, because no current is lost in the allpass network. The bandwidth of the level-shift circuit equals the n-p-n'sf,. The location of the level shift in the circuit is dictated by noise considerations. Situating the level shift directly following the input stage would have increased the noise, because this would mean abandoning the passive collector loads.
The MNMC op amp is largely similar to the NMC op 
B. Class-AB Control
The feedback class-AB circuit controls the quiescent current of the output stage and prevents cutoff of the output devices by assuring a minimum quiescent current [5] .
The control circuitry is independent from the signal path, as demonstrated in Fig. 11 . The signal is applied to the output transistors as two differential currents, while the class-AB circuit controls the biasing by two common currents. Class-AB operation does not interfere with the output signal, because the common currents cancel in the output stage (i.e., when one of the transistors is controlled at its quiescent current due to a high output current, the class-AB control doubles the driving of the other transistor). The class-AB circuit incorporates a combined error amplifier and decision gate. The decision gate, comprising e 6 1 1 and & I , selects the smaller of the two transistor currents in the output stage. Controlling this current keeps the output transistors from shutting off. The transistors e 6 1 1 and function as two emitter followers, but only the device corresponding to the lowest output current becomes properly biased. This active emitter follower transfers its input voltage to the common-emitter node of the error amplifier.
The error amplifier consists of the decision gate together with e 6 0 1 and Qm2. The input voltages of the decision gate are derived from the push and pull transistor currents by diodes Q750 and Q7m. The reference of the error amplifier is current If& across diode Q710. Fig. 12 shows the class-AB characteristic. The quiescent current is set by Zfef and the emitter ratios of the transistors. The minimum value is limited to half the quiescent current. Fig. 13 shows the total schematic of the NMC operational amplifier. This circuit diagram includes the biasing and level-shift elements. The actual circuit uses Darlington transistors in the output stage to improve the gain. The bias current is generated in the PTAT current source consisting of Q80()-&0 [ 6 ] . Resistor R,,, initiates a small current in the right-hand branch. Because of the crosscouplea structure, the magnitude of the current is of no consequence to the PTAT output current and start-up is guaranteed. The PTAT current is 100 pA at room temperature. The quiescent current of the output transistors is set to 4.5 mA.
C. Total Schematic
The MNMC op amp (Fig. 14) is, apart from the additional input stage with Qlos and e,,,, largely comparable to the operational amplifier without the multipath technique. To limit the bandwidth reduction, indicated by ( 5 ) , the transconductance of the intermediate stage is reduced by lowering the tail current of Q200 and and inserting degeneration resistors R, , and R210. The doublet frequency, according to (8), is 15 MHz.
The lower tail current of the intermediate stage ensures that, despite the extra input stage of the MNMC op amp, the total supply currents of the two amplifiers are equal.
IV. REALIZATIONS AND EXPERIMENTAL RESULTS
The chips were fabricated in a 3-GHz 5 n-p-n bipolar IC process. To be able to drive a 100-pF load with a unity-gain bandwidth of 100 MHz, load and feedback are separated by two output pins and corresponding bond wires (Fig. 15) . The pins act as current and voltage terminals and isolate the driving of the load from the feedback path. Without this measure the load capacitance and inductance of the bonding wires would introduce a pair of complex poles in the feedback loop, resulting in instability of the circuit.
Clearly the two output bonding wires can be seen in Fig. 16 . Fig. 16(a) is a photomicrograph of the NMC and Fig. 16(b) of the MNMC op amp. The die area of both amplifiers is equal. The extra area needed on the MNMC chip for the multipath input stage is used in the NMC amplifier to accommodate the Miller capacitors. These capacitors are larger due to the lower bandwidth of the op amp. The die area of the chips is 1.2 mm x 1.5 mm.
In Fig. 17 the Bode plots of the op amps are shown. The NMC op amp has a unity-gain bandwidth of 60 MHz with a phase margin of 40°C. The unity-gain bandwidth of the MNMC op amp is 100 MHz, with a phase margin of slightly less than 40". Both op amps are loaded by a 100-pF capacitor in parallel with a 1-kQ resistor, as is the case in the following measurements. Fig. 18 gives the slew response of the op amps to an input step of 1 V. Since the input stages are not degenerated by emitter resistors, the slew rate is determined by the unity-gain bandwidth of the amplifiers. The slew rate of the NMC op amp (Fig. 18(a) ) is 20 V/ps, and that of the MNMC op amp (Fig. 18(b) ) is 35 V/ps. Fig. 19 gives an impression of the small-signal settling of the amplifiers. The input step is 100 mV. The 0.1% settling time corresponding to the NMC (Fig. 19(a) ) is 40 ns. The step response very much resembles the designed for Butterworth curve. As Fig. 19(b) indicates a slow settling component is detectable in the step response of the MNMC amplifier. The doublet spacing corresponding to the slow settling component is approximately 5 % . The 0.1 % settling time is 50 ns.
The contribution of the slow settling component to the total settling time becomes relatively less important for large input steps. Because most of the large-signal step response is governed by slewing of the op amp, the MNMC settles faster to 0.1 % after a 1-V input step than its NMC counterpart. This is confirmed by the plots in Fig. 20 . Settling times are 70 and 60 ns, respectively.
The last plot concerning the two op amps is shown in Fig. 21 
